Valencia, Spain





Assist in developing and maintaining verification environments using SystemVerilog/UVM. Run simulations and analyze results to identify and debug functional issues. Support regression testing and coverage analysis. Collaborate with design and verification teams to understand specifications and contribute to test planning. Document verification results and contribute to reviews.